

1 TITLE OF THE INVENTION

2 [0005] DEVICES AND METHODS FOR CONTROLLING ACTIVE
3 TERMINATION RESISTORS IN A MEMORY SYSTEM
4

5 CROSS-REFERENCE TO RELATED APPLICATIONS

6 [0005] Priority is claimed to co-pending U.S. provisional application serial no.
7 60/330,083, filed October 19, 2002.
8

9 BACKGROUND OF THE INVENTION

10 1. Filed of the Invention

11 [0015] The present invention generally relates to memory circuits and systems,
12 and more particularly, the present invention relates to devices and methods for
13 controlling active termination resistors which are used improve signaling
14 characteristics in memory circuits and systems.

15 2. Description of the Related Art

1 **[0020]** Generally, as the bus frequency of a memory system (e.g., a memory
2 system employing DRAM devices) increases, the signal integrity within the memory
3 system degrades. Thus, a variety of bus topologies capable of reducing signal
4 distortion have been developed. For example, it is known that the use of resistive
5 terminations at either the receiver and/or transmitter sides within the memory
6 system is an effective means for absorbing reflections and thereby improving signal
7 performance. Resistive termination configurations of this type generally fall into
8 one of two categories, i.e., passive termination or active termination.

9 **[0025]** FIG. 1 shows an example of a passive resistive termination in a memory
10 system. In particular, a so-called stub series terminated logic (SSTL) standard is
11 illustrated in which the bus of a memory system 100 is connected to termination
12 voltages V_{term} through termination resistors R_{term} , and DRAM-mounted memory
13 modules are inserted into slots having predetermined stub resistors R_{stub} . In this
14 case, the stub resistors R_{stub} are not mounted on the DRAM chips, and
15 accordingly, the example here is one of an "off-chip" passive resistive termination.

1 **[0030]** When used in a double data rate (DDR) memory system, the passive
2 resistive termination of the SSTL standard is capable of ensuring a data rate of
3 about 300 Mbps. However, any increase in data rate beyond 300 Mbps tends to
4 degrade signal integrity by increasing the load of the bus having the resistive stubs.
5 In fact, a data rate of 400 Mbps or greater is generally not achievable with the
6 SSTL bus configuration.

7 **[0035]** FIG. 2 shows an example of a memory system having an active resistive
8 termination, and in particular, an active-termination stub bus configuration. Here,
9 each chipset for controlling the operation of the memory modules, and DRAMs
10 mounted on the respective modules, includes an active termination resistor R_{term} .
11 The active termination resistor R_{term} is mounted "on-chip" and may be
12 implemented by complementary metal oxide semiconductor (CMOS) devices. In
13 this memory system, active bus termination is achieved through input/output (I/O)
14 ports mounted on the modules.

15 **[0040]** Each combination of one or more resistive elements R_{term} and one or
16 more ON/OFF switching devices in each DRAM is generally referred to herein as

1 an "active terminator". Active terminators can take on any number of different
2 configurations, and FIG. 3 illustrates an example of an active terminator having a
3 center-tapped termination which is described in U.S. Patent No. 4,748,426. In this
4 example, the effective R_{term} of the circuit can be varied between different values
5 (e.g., 150 ohms and 75 ohms) depending on the enable/disable state of signals
6 ON/OFF_1 and ON/OFF_2.

7 **[0045]** When a DRAM mounted in a memory module is not accessed (e.g., not
8 read or written), the active termination resistor R_{term} thereof is enabled by
9 connecting the same to the bus to improve signal integrity. In contrast, when a
10 DRAM is accessed (e.g., read or written), the active termination resistor R_{term}
11 thereof is disabled and disconnected from the bus to reduce load.

12 **[0050]** However, a considerable amount of time is required to enable the active
13 termination resistors installed in the DRAM circuits in response to the active
14 termination control signals, and when a module-interleaved write/read operation is
15 performed, this time lapse can result in data bobbles, thereby degrading memory
16 system performance. DRAMs which include a delay locked loop (DLL) or phase

1 locked loop (PLL) can overcome this problem by controlling the enabling/disabling
2 of the active termination resistor thereof in synchronization with an external clock.

3 However, in the case where the DLL or PLL is deactivated during a power down or
4 standby mode of a corresponding memory module, enabling/disabling of the active
5 termination resistor cannot be controlled.

6

7 SUMMARY OF THE INVENTION

8 **[0055]** According to one aspect of the present invention, a buffer circuit is
9 mounted in a memory circuit and includes a signal terminal, a synchronous input
10 buffer having an input coupled to said signal terminal, an asynchronous input buffer
11 having an input coupled to said input terminal, and a switching circuit which
12 selectively outputs an output of said synchronous input buffer or an output of said
13 asynchronous input buffer according to an operational mode of the memory circuit.

14 **[0060]** According to another aspect of the present invention, an active
15 termination circuit is mounted in a memory circuit and includes a termination
16 resistor which provides a termination resistance for the memory circuit, and a

1 control circuit which receives an externally supplied active termination control signal,
2 and which selectively switches on and off the termination resistor in response to the
3 active termination control signal. The control circuit includes a synchronous input
4 buffer and an asynchronous input buffer which each receive the active termination
5 control signal, and a switching circuit which selectively outputs an output of said
6 synchronous input buffer or an output of said asynchronous input buffer according
7 to an operational mode of the memory circuit. The output of the switching circuit
8 controls an on/off state of said termination resistor.

9 **[0065]** According to still another aspect of the present invention, an active
10 termination circuit is mounted in a memory circuit and includes a termination
11 resistor which provides a termination resistance for the memory circuit, a mode
12 register which stores data indicative of an operational mode of the memory circuit,
13 and a control circuit which receives an externally supplied active termination control
14 signal and an output of the mode register. The control circuit includes a
15 synchronous input buffer and an asynchronous input buffer which each receive the
16 active termination control signal, and a switching circuit which selectively outputs an

1 output of said synchronous input buffer or an output of said asynchronous input
2 buffer according to the output of the mode register. The output of the switching
3 circuit controls an on/off state of the termination resistor.

4 **[0070]** According to yet another aspect of the present invention, a memory
5 system includes a bus line, a plurality of memory circuits coupled to the bus line,
6 and a chip set, coupled to the bus line, which supplies a plurality of active
7 termination control signals to the memory circuits. Each of the plurality of memory
8 circuits includes a termination resistor and a control circuit. The control circuit
9 receives the active termination control signal supplied to the memory circuit thereof,
10 and selectively switches on and off the termination resistor in response to the active
11 termination control signal. Further, the control circuit includes a synchronous input
12 buffer and an asynchronous input buffer which each receive the active termination
13 control signal, and a switching circuit which selects one of an output of the
14 synchronous input buffer or an output of the asynchronous input buffer according to
15 an operational mode of the memory circuit containing the buffer circuit. The output
16 of the switching circuit controls an on and off state of the termination resistor.

1 **[0075]** According to another aspect of the present invention, a memory system
2 includes a bus line, a plurality of memory circuits coupled to the bus line, and a chip
3 set, coupled to said bus line, which supplies a plurality of active termination control
4 signals to the memory circuits. Each of the plurality of memory circuits includes a
5 termination resistor, a control circuit, and a mode register which stores data
6 indicative of an operational mode of the memory circuit. The control circuit
7 includes a synchronous input buffer and an asynchronous input buffer which each
8 receive the active termination control signal, and a switching circuit which selects
9 one of an output of the synchronous input buffer or an output of said asynchronous
10 input buffer according to the data of the mode register. The output of the
11 switching circuit controls an on/off state of the termination resistor.

12 **[0080]** According to another aspect of the present invention, a method for
13 controlling an operation of a memory circuit includes applying an input signal to a
14 synchronous input buffer and to an asynchronous input buffer of the memory circuit,
15 and selectively outputting an output of the synchronous input buffer or an output of
16 the asynchronous input buffer according to an operational mode of the memory

1 circuit.

2 **[0085]** According to a further aspect of the present invention, a method of
3 controlling an on/off state of a termination resistor of a memory circuit includes
4 supplying an active termination control signal to both a synchronous input buffer
5 and an asynchronous input buffer of the memory circuit, selecting an output of the
6 synchronous input buffer when the memory circuit is in an active operational mode,
7 and selecting an output of the asynchronous input buffer when the memory circuit
8 is in a standby or power-down operational mode, and setting an on/off state of the
9 termination resistor according to the selected one of the output of the synchronous
10 input buffer or the output of the asynchronous input buffer.

11 **[0090]** According to a further aspect of the present invention, a method is
12 provided for controlling a plurality of termination resistors of a respective plurality of
13 memory circuits in a memory system, where the memory system has a plurality of
14 memory modules connected to a data bus. Each of the memory modules for
15 mounting at least one of the plurality of memory circuits thereto. The method
16 includes supplying an active termination control signal to both a synchronous input

1 buffer and an asynchronous input buffer of each of the memory circuits of each of
2 the memory modules, selecting, in each memory circuit, an output of the
3 synchronous input buffer when the memory circuit is in an active operational mode,
4 and selecting an output of the asynchronous input buffer when the memory circuit
5 is in a standby or power-down operational mode, and setting, in each memory
6 circuit, an on/off state of the termination resistor according to the selected one of
7 the output of the synchronous input buffer or the output of the asynchronous input
8 buffer.

9 **[0095]** According to still another aspect of the present invention, a method is
10 provided for controlling a plurality of termination resistors of a respective plurality of
11 memory circuits in a memory system, where the memory system having at least a
12 first memory module and a second memory module connected to a data bus, and
13 each of the memory modules is for mounting at least one of the plurality of memory
14 circuits thereto. The method includes transmitting, in response to a read/write
15 instruction of the first memory module, an active termination control signal to the
16 memory circuits of each of the second memory module, supplying the active

1 termination control signal to both a synchronous input buffer and an asynchronous
2 input buffer of each of the memory circuits of the second memory module, selecting,
3 in each of the memory circuits of the second memory module, an output of the
4 synchronous input buffer when the second memory module is in an active
5 operational mode, and selecting an output of the asynchronous input buffer when
6 the second memory module is in a standby or power-down operational mode, and
7 setting, in each memory circuit of the second memory module, an on/off state of the
8 termination resistor according to the selected one of the output of the synchronous
9 input buffer or the output of the asynchronous input buffer.

10

11 BRIEF DESCRIPTION OF THE DRAWINGS

12 **[0100]** The features and advantages of the present invention will become more
13 readily apparent from the detailed description that follows, with reference to the
14 accompanying drawings, in which:

15 **[0105]** FIG. 1 shows a memory system having a conventional stub series
16 terminated logic (SSTL) configuration;

1 **[0110]** FIG. 2 shows a memory system having a conventional

2 active-termination stub bus configuration;

3 **[0115]** FIG. 3 illustrates an example of a conventional active terminator having

4 a center-tapped termination;

5 **[0120]** FIG. 4 shows a memory system according to an embodiment of the

6 present invention having an active-termination stub bus configuration;

7 **[0125]** FIGs. 5A and 5B illustrate different dual in-line module (DiMM) mounting

8 configurations according to the present invention;

9 **[0130]** FIG. 6 illustrates an active terminator control input buffer according to

10 the present invention;

11 **[0135]** FIGs. 7A and 7B are timing diagrams of a synchronous active

12 termination resistor control (ATC) mode during read and write operations,

13 respectively;

14 **[0140]** FIG. 8 is a timing diagram of an asynchronous ATC mode;

15 **[0145]** FIGs. 9A through 9C are timing charts of an operation of the memory

16 system when both modules DiMM0 and DiMM1 are in an active mode;

1 **[0150]** FIGs. 10A through 10C are timing charts of an operation of the memory
2 system when the DiMM0 is in an active mode, and the DiMM1 is in a power down
3 or standby mode;

4 **[0155]** FIG. 11 shows a memory system according to another embodiment of
5 the present invention having an active-termination stub bus configuration;

6 **[0160]** FIGs. 12-16 illustrate different dual in-line module (DiMM) mounting
7 configurations according to the present invention; and

8 **[0165]** FIG. 17 shows a memory system according to still another embodiment
9 of the present invention having an active-termination stub bus configuration;

10

11 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

12 **[0170]** FIG. 4 shows a preferred embodiment of a memory system 400
13 according to an embodiment of the present invention in which an active-termination
14 stub bus configuration is employed. Referring to FIG. 4, the memory system 400
15 includes a chipset 410, a data bus 420, a first memory module 440 in which
16 DRAMs 460 and 470 are mounted, and a second memory module 450 in which

1 DRAMs 480 and 490 are mounted. The memory modules 440 and 450 may be
2 mounted in card slots (not shown) of the memory system 400.

3 **[0175]** The first and second memory modules 440 and 450 may be
4 implemented, for example, by a dual in-line memory module (DIMM) or single
5 in-line memory module (SIMM). Further, while two DRAMs (460, 470 and 480,
6 490) are illustrated in FIG. 4 for each of the modules 440 and 450, additional
7 DRAMs may be mounted in each of the first and second memory modules 440 and
8 450. Also, each of the chip set 410 and the DRAMs 460, 470, 480 and 490 are
9 equipped with drivers 401 and input buffers 402 for the writing and reading of data.

10 **[0180]** The chipset 410 includes an active terminator 430 which is enabled and
11 disabled by an ATC_Chip_Set (ATC_CS) signal. In addition, each of the DRAMs
12 460 and 470 of the module 440 includes an active terminator 431 which is enabled
13 and disabled by the ATC_0 signal, and each of the DRAMS 480 and 490 of the
14 module 450 includes an active terminator 432 which is enabled and disabled by the
15 ATC_1 signal. Further, the chipset 410 includes an ATC signal generator 411

1 which, as described herein below, generates the ATC_CS, ATC_1 and ATC_0
2 signals according to read/write modes of the memory modules 440 and 450.

3 **[0185]** Generally, when data is written to or read from the DRAMs 460 and 470,
4 the chipset 410 outputs a data write/read command to the DRAMs 460 and 470
5 mounted in the first memory module 410. In addition, the chipset 410 outputs a
6 first control signal ATC_0 to the DRAMs 460 and 470 for disabling the active
7 terminator 431 of the DRAMs 460 and 470, and a second control signal ATC_1 for
8 enabling the active terminators 432 of the DRAMs 480 and 490 to the DRAMs 480
9 and 490.

10 **[0190]** In other words, the active terminators of a memory module which is
11 being subjected to a data write or read operation are disabled, and the active
12 terminators of the other memory module(s) in which data is neither written nor read
13 are enabled. In addition, however, according to the present embodiment, the
14 active terminator is selectively asynchronously or synchronously controlled
15 according to an operational mode of each memory module. Herein, the phrase

1 "operation mode" refers to, for example, active, power-down and standby modes of
2 the memory module.

3 **[0195]** "Synchronous ATC mode" refers to a mode in which the active
4 terminator of a DRAM is enabled or disabled in synchronization with the external
5 clock signal CLK when the DLL or PLL is activated. In other words, the
6 termination resistors of the DRAMs are enabled or disabled in synchronization with
7 the external clock CLK in this control mode.

8 **[0200]** "Asynchronous ATC mode" refers to a mode in which the termination
9 resistor of a DRAM is enabled or disabled asynchronously with the external clock
10 signal CLK when the DLL or PLL of DRAMs is deactivated (in a power down (Pdn)
11 mode or standby (Stby) mode). In other words, the termination resistors of the
12 DRAMs are enabled or disabled asynchronously with the external clock CLK in this
13 control mode.

14 **[0205]** For example, referring to FIG. 5A, DiMM0 and DiMM1 denote first and
15 second dual in-line memory modules, respectively. Each module is equipped with
16 DRAMs (rank 0 and rank 1) as shown, and is connected to a chip-set 510 by way of

a data bus 520. In addition, each of the DRAMs includes a synchronization circuit for generating an internal clock in synchronization with an external clock CLK, for example, a delay locked loop (DLL) or phase locked loop (PLL). A detailed description of operation of the DLL and PLL is omitted here since these circuits are well known to those skilled in the art.

[0210] According to the present embodiment, as shown in TABLE 1 below, the active terminator of a module is asynchronously controlled when the module is in a power down or standby mode, and the active terminator of a module is synchronously controlled when the module is in an active mode. Whether a module is in an active mode, standby mode, or power down mode, may be determined from the status of the DLL or PLL of the memory module.

TABLE 1

DLL or PLL Status		Control Mode Of Active Terminator	
DiMM0	DiMM1	DiMM0	DiMM1
Active	Active	Sync. Control	Sync. Control
Active	Pdn/stby	Off	Async. Control
Pdn/stby	Active	Async. Control	Off
Pdn/stby	Pdn/stby	Off	Off

[0215] As such, when both DiMM0 and DiMM1 are in an active state, the active terminator of both modules is synchronously controlled. On the other hand, when one of the modules is in a power down or standby mode (Pdn/stby) while the other is in an active mode, the active terminator of the one module is asynchronously controlled. In this manner, the enabling/disabling of the active terminator can be controlled in the case where the DLL or PLL is deactivated during a power down or standby mode of a corresponding memory module. Accordingly, it not necessary to first activate the DLL or PLL prior to initiating control of the active terminator.

[0220] FIG. 5B illustrates the case where the DiMM1 module of the memory system is empty, and TABLE 2 below illustrates the active termination control modes in the case where either one of the DiMM0 or DiMM1 modules is empty.

TABLE 2

DLL or PLL Status		Control Mode Of Active Terminator	
DiMM0	DiMM1	DiMM0	DiMM1
Active	empty	Sync. Control	-
Pdn/stby	empty	Off	-
empty	Active	-	Sync. Control
empty	Pdn/stby	-	Off

1 **[0225]** Referring now to FIG. 6, a functional diagram of a synchronous and
2 asynchronous active terminator control (ATC) input buffer of the present invention
3 is shown. An ATC pad 601 receives an ATC_0 signal from the chip-set (FIG. 4).
4 The ATC_0 signal is applied in parallel to a clocked (synchronous) input buffer 602
5 and an asynchronous input buffer 603. A multiplexer (MUX) 604 effectively
6 selects one of an output of the synchronous input buffer 602 or an output of the
7 asynchronous input buffer 603 according to an operational mode signal applied
8 thereto. In addition, the operational mode signal, which is supplied from an
9 operational mode state machine of the memory system, is also used to operatively
10 enable/disable the buffers 602 and 603. The ATC control circuit of FIG. 6
11 operates in accordance with the TABLES 1 and 2 discussed above to selectively
12 control the active terminators of the memory modules in either a synchronous or
13 asynchronous mode.

14 **[0230]** ATC control in a synchronous mode for each of a read and write
15 operation is illustrated in the timing charts of FIGs. 7A and 7B, respectively. It is
16 assumed here that data is written with reference to a clock center, data is read with

1 reference to a clock edge, and that the DRAMs operate at a double data rate with a
2 burst length of 8. The active terminators of the DRAMs are enabled preferably
3 within a second time period t_{ON} following a first time period t_{TACT} counted from
4 the activation of the control signal ATC output from the chipset. The active
5 terminators of the DRAMs are disabled preferably within a fourth time period t_{OFF}
6 following a third time period t_{TPRE} counted from the deactivation of the control
7 signal ATC. Referring first to the read operation of FIG. 7A, the ATC control is
8 responsive at the rising edge of CLK 2 to a "high" state of the ACT signal to enable
9 the active terminator after a delay period t_{TACT} . In this case, the enabling of the
10 active terminator is synchronized with the falling edge of CLK 4 as shown, and the
11 active terminator is considered to be "on" after a further delay time t_{ON} . Then, the
12 ATC control is responsive at the rising edge of CLK 7 to a "low" state of the ACT
13 signal to disable the active terminator after a delay period t_{TPRE} . Again, the
14 disabling of active terminator is synchronized with the falling edge of CLK 9 as
15 shown, and the active terminator is considered to be "off" after a further delay time
16 t_{OFF} . In this example, the following relationships may be established:

$$1 \quad 2.5t_{CC} - 500ps < t_{TACT}, t_{TPRE} < 2.5t_{CC} + 500ps$$

2 where t_{TCC} is a clock cycle time. Also, the time period t_{ON} and/or the time period
 3 t_{OFF} may be set to be less than $2.5 \cdot t_{CC} + 500$ ps.

4 **[0235]** Referring now to the write operation of FIG. 7B, the ATC control is
 5 responsive at the rising edge of CLK 2 to a "high" state of the ACT signal to enable
 6 the active terminator after a delay period t_{TACT} . In this case, the enabling of the
 7 active terminator is synchronized with the rising edge of CLK 4 as shown, and the
 8 active terminator is considered to be "on" after a further delay time t_{ON} . Then, the
 9 ATC control is responsive at the rising edge of CLK 7 to a "low" state of the ACT
 10 signal to disable the active terminator after a delay period t_{TPRE} . Again, the
 11 disabling of active terminator is synchronized with the rising edge of CLK 9 as
 12 shown, and the active terminator is considered to be "off" after a further delay time
 13 t_{OFF} . In this example, the following relationships may be established:

$$14 \quad 2.0t_{CC} - 500ps < t_{TACT}, t_{TPRE} < 2.0t_{CC} + 500ps$$

15 where t_{TCC} is a clock cycle time. Also, the time period t_{ON} and/or the time period
 16 t_{OFF} may be set to be less than $0.5 \cdot t_{CC} + 500$ ps.

1 **[0240]** ATC control in an asynchronous mode is illustrated in the timing chart of
2 FIG. 8. Here, the ATC control is responsive to a "high" state of the ACT signal to
3 enable the active terminator after a delay period t_{TACT} . Note here that the
4 enabling of the active terminator is not synchronized with the clock signal, but is
5 instead determined by the amount of the delay t_{TACT} . As before, the active
6 terminator is considered to be "on" after a further delay time t_{ON} . The ATC control
7 is then responsive to a "low" state of the ACT signal to disable the active terminator
8 after a delay period t_{TPRE} . Again, the disabling of the active terminator is not
9 synchronized with the clock signal, but is instead determined by the amount of the
10 delay t_{TPRE} , and the active terminator is considered to be "off" after a further delay
11 time t_{ON} . Here, for example, t_{TACT} and t_{TPRE} may be set between 2.5ns and
12 5.0ns. Also, the time period t_{ON} and/or the time period t_{OFF} may be set to be
13 less than $0.5 \cdot t_{CC} + 500$ ps.

14 **[0245]** FIGs. 9A through 9C are timing charts of an operation of the memory
15 system when both DiMM0 and DiMM1 are in an active mode. Since both modules
16 are active, as described above in TABLE 1, the ATC control of each is carried out in

1 a synchronous mode. FIG. 9A illustrates the operation of the chip-set, FIG. 9B
2 illustrates the operation of the DiMM0 module, and FIG. 9C illustrates the operation
3 of the DiMM1 module. As shown, the chip-set issues a sequence of commands
4 including a read command RD to the DiMM0, a write command WR to the DiMM1,
5 and another read command RD to the DiMM0. To read the DiMM0, the active
6 terminator of the DiMM1 must be enabled. Accordingly, the first read command
7 RD of the chip-set is followed by an ATC1 signal which is received by the DiMM1.
8 The DiMM1 is responsive to the ATC1 signal to temporarily enable the active
9 terminator thereof as shown by AT_DiMM1 of FIG. 9C. Also, during the period in
10 which the active terminator of DiMM1 is enabled, data Ri1 is read from the DiMM0.
11 **[0250]** Likewise, to next write the DiMM1, the active terminator of the DiMM0
12 must be enabled. Accordingly, the write command WR of the chip-set is followed
13 by an ATC0 signal which is received by the DiMM0. The DiMM0 is responsive to
14 the ATC0 signal to temporarily enable the active terminator thereof as shown by
15 AT_DiMM0 of FIG. 9B. Also, during the period in which the active terminator of
16 DiMM0 is enabled, data Di is written to the DiMM1.

1 **[0255]** The second read operation of DiMM0 is carried out in the same manner
2 as the first read operation, with the DiMM1 being responsive to the ACT1 signal to
3 enable the active terminator thereof.

4 **[0260]** Note also in FIG. 9A that the active terminator of the chip-set is enabled
5 only during the memory read operations. Active termination is not necessary in a
6 write operation in the case where there is impedance matching of drivers.

7 **[0265]** FIGs. 10A through 10C are timing charts of an operation of the memory
8 system when the DiMM0 is in an active mode, and the DiMM1 is in a power down
9 or standby mode. In this case, as described above in TABLE 1, the ATC control of
10 the DiMM0 is off, and ATC control of the DiMM1 is carried out in an asynchronous
11 mode. FIG. 10A illustrates the operation of the chip-set, FIG. 10B illustrates the
12 operation of the DiMM0 module, and FIG. 10C illustrates the operation of the
13 DiMM1 module. As shown, the chip-set issues a sequence of commands to the
14 active DiMM0 module, including a read command RD to the DiMM0, a write
15 command WR to the DiMM0, and another read command RD to the DiMM0.

1 **[0270]** To read the DiMM0, the active terminator of the DiMM1 must be enabled.

2 Accordingly, the first read command RD of the chip-set is followed by an ATC1
3 signal which is received by the DiMM1. As shown, the DiMM1 is asynchronously
4 responsive to the ATC1 signal to temporarily enable the active terminator thereof as
5 shown by AT_DiMM1 of FIG. 10C. Also, during the period in which the active
6 terminator of DiMM1 is enabled, data Ri1 is read from the DiMM0.

7 **[0275]** Likewise, to next write the DiMM0, the active terminator of the DiMM1
8 must be enabled. Accordingly, the write command WR of the chip-set is followed
9 by another ATC1 signal which is received by the DiMM1. The DiMM0 is again
10 asynchronously responsive to the ATC1 signal to enable the active terminator
11 thereof as shown by AT_DiMM1 of FIG. 10C. At this time, data Di is written to the
12 DiMM0.

13 **[0280]** In the example of FIGs. 10A through 10C, the second read command
14 RD follows closely after the write command WR. As such, ACT1 signal remains
15 high, and the active terminator of DiMM1 remains enabled throughout the second

1 read operation. Note also, as is apparent from FIG. 10C, the disabling of the
2 active terminator of the DiMM1 is asynchronous as well.

3 **[0285]** A second embodiment of the present invention will now be described
4 with initial reference to FIG. 11 of the drawings. In this embodiment, DRAM chips
5 positioned on each side of each DiMM module are individually ATC controlled by
6 the combination of common ATC signaling and mode registers. In particular, as
7 shown in FIG. 11, the memory system 1100 includes a chipset 1110, a data bus
8 1120, a first memory module 1140 in which DRAMs 1160 and 1170 are mounted,
9 and a second memory module 1150 in which DRAMs 1180 and 1190 are mounted.
10 The memory modules 1140 and 1150 may be mounted in card slots (not shown) of
11 the memory system 1100.

12 **[0290]** The first and second memory modules 1140 and 1150 may be
13 implemented, for example, by a dual in-line memory module (DiMM). Further,
14 while two DRAMs (1160, 1170 and 1180, 1190) are illustrated in FIG. 11 for each of
15 the modules 1140 and 1150, additional DRAMs may be mounted in each of the first
16 and second memory modules 1140 and 1150. Also, each of the chipset 1110 and

1 the DRAMs 1160, 1170, 1180 and 1190 are equipped with drivers 1101 and input
2 buffers 1102 for the writing and reading of data.

3 **[0295]** In contrast to the first embodiment, the DRAMs 1160, 1170, 1180 and
4 1190 are additionally equipped with mode registers 1105 which include data
5 indicative of the operational mode (active, power down, standby) of each
6 corresponding DRAM. In a manner described below with reference to TABLES 3
7 through 7, the output of each register controls the operation of the MUX 604 of
8 each ATC control circuit shown in FIG. 6 to thereby select a synchronous or
9 asynchronous control mode.

10 **[0300]** In particular, FIG. 12 illustrates a "2r/2r" configuration in which each of
11 DiMM0 and DiMM1 are equipped with two DRAM circuits. In this case, the active
12 terminator control (ATC) of the memory system is carried out as shown below in
13 TABLE 3. Here, Rank 0 (R0) designates DRAM 1160, Rank 1 (R1) designates
14 DRAM 1170, Rank 2 (R2) designates DRAM 1180, and Rank 3 (R3) designates
15 DRAM 1190.

16

TABLE 3

The Status of DLL or PLL				Control Mode of Active Terminator			
R0	R1	R2	R3	R0	R1	R2	R3
active	active	active	active	Sync cntr		Sync cntr	
active	active	active	Pdn/stby	Sync cntr		Sync cntr	Off (flag)
active	active	Pdn/stby	active	Sync cntr		Off (flag)	Sync cntr
active	active	Pdn/stby	Pdn/stby	Off (ATC or flag)		Async cntr	
active	Pdn/stby	active	active	Sync cntr	Off (flag)	Sync cntr	
active	Pdn/stby	active	Pdn/stby	Sync cntr	Off (flag)	Sync cntr	Off (flag)
active	Pdn/stby	Pdn/stby	active	Sync cntr	Off (flag)	Off (flag)	Sync cntr
active	Pdn/stby	Pdn/stby	Pdn/stby	Off (ATC or flag)		Async cntr	
Pdn/stby	active	active	active	Off (flag)	Sync cntr	Sync cntr	
Pdn/stby	active	active	Pdn/stby	Off (flag)	Sync cntr	Sync cntr	Off (flag)
Pdn/stby	active	Pdn/stby	active	Off (flag)	Sync cntr	Off (flag)	Sync cntr
Pdn/stby	active	Pdn/stby	Pdn/stby	Off (ATC or flag)		Async cntr	
Pdn/stby	Pdn/stby	active	active	Async cntr		Off (ATC or flag)	
Pdn/stby	Pdn/stby	active	Pdn/stby	Async cntr		Off (ATC or flag)	
Pdn/stby	Pdn/stby	Pdn/stby	active	Async cntr		Off (ATC or flag)	
Pdn/stby	Pdn/stby	Pdn/stby	Pdn/stby	Off (ATC or flag)		Off (ATC or flag)	

[0305] "Off(flag)" means that the termination resistors are disabled exclusively by the setting of the flag, and "Off(ATC or flag)" means that the termination resistors are disabled selectively by the user's setting of the control signal or the flag.

[0310] When the mode registers indicate that all ranks are active, both the DiMM0 and the DiMM1 are operated in a synchronous ATC mode. On the other hand, for example, when R3 is in a pdn/stby mode, ATC control of R3 is turned off (or flagged) and the remaining ranks R0 through R2 are operated in a synchronous

ATC mode. Further, when both R2 and R3 are in an pdn/stby mode, then ATC control of DiMM0 is turned off, and the ranks R2 and R3 of DiMM1 are operated in an asynchronous ATC mode.

[0315] FIG. 13 illustrates a “2r/1r” configuration in which DiMM0 is equipped with two DRAM circuits and DiMM1 is equipped with one DRAM circuit. In this case, the active terminator control (ATC) of the memory system is carried out as shown below in TABLE 4. Here, Rank 0 (R0) designates DRAM 1160, Rank 1 (R1) designates DRAM 1170, and Rank 2 (R2) designates DRAM 1180.

TABLE 4

The Status of DLL or PLL			Control Mode of Active Terminator		
R0	R1	R2	R0	R1	R2
active	Pdn/stby	active	Sync cntr		Sync cntr
active	Pdn/stby	Pdn/stby	Off (ATC or flag)		Async cntr
active	Pdn/stby	active	Sync cntr	Off (flag)	Sync cntr
active	Pdn/stby	Pdn/stby	Off (ATC or flag)		Async cntr
Pdn/stby	active	active	Off (flag)	Sync cntr	Sync cntr
Pdn/stby	active	Pdn/stby	Off (ATC or flag)		Async cntr
Pdn/stby	Pdn/stby	active	Async cntr		Off (ATC or flag)
Pdn/stby	Pdn/stby	Pdn/stby	Off (ATC or flag)		Off (ATC or flag)

[0320] FIG. 14 illustrates a “1r/1r” configuration in which the DiMM0 is equipped with one DRAM circuit and DiMM1 is equipped with one DRAM circuit. In this

case, the active terminator control (ATC) of the memory system is carried out as shown below in TABLE 5. Here, Rank 0 (R0) designates DRAM 1160 of DiMM0 and Rank 1 (R1) designates DRAM 1180 of DiMM1.

TABLE 5

The Status of DLL or PLL		Control Mode of Active Terminator	
R1	R1	R0	R1
active	active	Sync cntr	Sync cntr
active	Pdn/stby	Off (ATC or flag)	Async cntr
Pdn/stby	active	Async cntr	Off (ATC or flag)
Pdn/stby	Pdn/stby	Off (ATC or flag)	Off (ATC or flag)

[0325] FIG. 15 illustrates a "2r/empty" configuration in which the DiMM0 is equipped with two DRAM circuits and DiMM1 is equipped with no DRAM circuits.

In this case, the active terminator control (ATC) of the memory system is carried out as shown below in TABLE 6. Here, Rank 0 (R0) designates DRAM 1160 of DiMM0 and Rank 1 (R1) designates DRAM 1170 of DiMM0.

TABLE 6

The Status of DLL or PLL		Control Mode of Active Terminator	
R1	R1	R0	R1
active	active	Mod/rank (on-off) Sync cntr	
active	Pdn/stby	Sync cntr	Off (flag)
Pdn/stby	active	Off (flag)	Sync cntr
Pdn/stby	Pdn/stby	Off (ATC or flag)	Off (ATC or flag)

1 **[0330]** FIG. 16 illustrates a "1r/empty" configuration in which the DiMM0 is
2 equipped with one DRAM circuit and DiMM1 is equipped with no DRAM circuits.
3 In this case, the active terminator control (ATC) of the memory system is carried out
4 such that when R0 is active, synchronous ATC control is carried out, and when R0
5 is in Pdn/sdby mode, ATC control is off. Here, Rank 0 (R0) designates the DRAM
6 1160 of DiMM0.

7 **[0335]** A third embodiment of the present invention will now be described with
8 reference to FIG. 17 of the drawings. In this embodiment, DRAM chips positioned
9 on each side of each DiMM module are individually ATC controlled by individual
10 ATC signals issued from the chipset. In particular, as shown in FIG. 17, the
11 memory system 1700 includes a chipset 1710, a data bus 1720, a first memory
12 module 1740 in which DRAMs 1760 and 1770 are mounted, and a second memory
13 module 1750 in which DRAMs 1780 and 1790 are mounted. The memory
14 modules 1740 and 1750 may be mounted in card slots (not shown) of the memory
15 system 1700.

1 **[0340]** The first and second memory modules 1740 and 1750 may be
2 implemented, for example, by a dual in-line memory module (DiMM). Further,
3 while two DRAMs (1160, 1170 and 1180, 1190) are illustrated in FIG. 17 for each of
4 the modules 1740 and 1750, additional DRAMs may be mounted in each of the first
5 and second memory modules 1740 and 1750. Also, each of the chipset 1710 and
6 the DRAMs 1760, 1770, 1780 and 1790 are equipped with drivers 1701 and input
7 buffers 1702 for the writing and reading of data.

8 **[0345]** In contrast to the first embodiment and second embodiments, the ATC
9 signal generator 1711 of the present embodiment supplies individual ATC signals
10 ATC_0_R0 and ATC_0_R1 to the DRAMs 1760 and 1770 of the memory module
11 1140 (DiMM0), and further supplies individual ATC signals ATC_1_R2 and
12 ATC_1_R3 to the DRAMs 1780 and 1790 of the memory module 1150 (DiMM1).

13 In a manner described below with reference to TABLE 7, the operation of the MUX
14 604 of each ATC control circuit shown in FIG. 6 is controlled to thereby select a
15 synchronous or asynchronous control mode on the basis of the operational states
16 of each individual DRAM (or rank).

1 **[0350]** In particular, TABLE 7 corresponds to the "2r/2r" configuration of FIG. 12
 2 in which each of DiMM0 and DiMM1 are equipped with two DRAM circuits. Here,
 3 Rank 0 (R0) designates DRAM 1760, Rank 1 (R1) designates DRAM 1770, Rank 2
 4 (R2) designates DRAM 1780, and Rank 3 (R3) designates DRAM 1790.

TABLE 7

The Status of DLL or PLL				Control Mode of Active Terminator			
R0	R1	R2	R3	R0	R1	R2	R3
active	active	active	active	Sync cntr		Sync cntr	
active	active	active	Pdn/stby	Sync cntr		Sync cntr	Off
active	active	Pdn/stby	active	Sync cntr		Off	Sync cntr
active	active	Pdn/stby	Pdn/stby	Off		Async cntr	
active	Pdn/stby	active	active	Sync cntr	Off	Sync cntr	
active	Pdn/stby	active	Pdn/stby	Sync cntr	Off	Sync cntr	Off
active	Pdn/stby	Pdn/stby	active	Sync cntr	Off	Off	Sync cntr
active	Pdn/stby	Pdn/stby	Pdn/stby	Off		Async cntr	
Pdn/stby	active	active	active	Off	Sync cntr	Sync cntr	
Pdn/stby	active	active	Pdn/stby	Off	Sync cntr	Sync cntr	Off
Pdn/stby	active	Pdn/stby	active	Off	Sync cntr	Off	Sync cntr
Pdn/stby	active	Pdn/stby	Pdn/stby	Off		Async cntr	
Pdn/stby	Pdn/stby	active	active	Async cntr		Off	
Pdn/stby	Pdn/stby	active	Pdn/stby	Async cntr		Off	
Pdn/stby	Pdn/stby	Pdn/stby	active	Async cntr		Off	
Pdn/stby	Pdn/stby	Pdn/stby	Pdn/stby	Off		Off	

7

8 **[0355]** Although the invention has been described with reference to the
 9 preferred embodiments, the preferred embodiments are for descriptive purposes

1 only. As it will be apparent to one of ordinary skill in the art that modifications of
2 the described embodiments may be made without departing from the spirit and
3 scope of the invention, the scope of the appended claims is not to be interpreted as
4 being restricted to these embodiments.